JPS6233394Y2 - - Google Patents
Info
- Publication number
- JPS6233394Y2 JPS6233394Y2 JP1978062922U JP6292278U JPS6233394Y2 JP S6233394 Y2 JPS6233394 Y2 JP S6233394Y2 JP 1978062922 U JP1978062922 U JP 1978062922U JP 6292278 U JP6292278 U JP 6292278U JP S6233394 Y2 JPS6233394 Y2 JP S6233394Y2
- Authority
- JP
- Japan
- Prior art keywords
- output
- circuit
- counter
- period
- terminal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Pulse Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1978062922U JPS6233394Y2 (en]) | 1978-05-11 | 1978-05-11 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1978062922U JPS6233394Y2 (en]) | 1978-05-11 | 1978-05-11 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS54165156U JPS54165156U (en]) | 1979-11-20 |
JPS6233394Y2 true JPS6233394Y2 (en]) | 1987-08-26 |
Family
ID=28965627
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1978062922U Expired JPS6233394Y2 (en]) | 1978-05-11 | 1978-05-11 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6233394Y2 (en]) |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS51416B2 (en]) * | 1971-11-12 | 1976-01-08 | ||
JPS5218541B2 (en]) * | 1974-07-31 | 1977-05-23 |
-
1978
- 1978-05-11 JP JP1978062922U patent/JPS6233394Y2/ja not_active Expired
Also Published As
Publication number | Publication date |
---|---|
JPS54165156U (en]) | 1979-11-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US3947697A (en) | Synchronizing circuit including two flip-flops and circuit means to protect a synchronized signal from an unstable state of the flip-flops | |
KR890017866A (ko) | 필터회로 | |
US4244027A (en) | Digital open loop programmable frequency multiplier | |
US4160154A (en) | High speed multiple event timer | |
US4331926A (en) | Programmable frequency divider | |
JPS6233394Y2 (en]) | ||
US4224574A (en) | Digital frequency quadrupler | |
JP2580940B2 (ja) | ゲートパルス幅測定回路 | |
JPS62276925A (ja) | デジタル計数回路 | |
US4728816A (en) | Error and calibration pulse generator | |
JPS5811340U (ja) | 任意周波数発生装置 | |
JP2775822B2 (ja) | インバータのオンディレイ回路 | |
RU2007839C1 (ru) | Устройство термокомпенсации кварцевого генератора | |
US4164712A (en) | Continuous counting system | |
JPH0119545B2 (en]) | ||
KR890004865Y1 (ko) | 카운터를 이용한 지연단축형 분주회로 | |
JPS6128422Y2 (en]) | ||
JPS6128426Y2 (en]) | ||
JPS5814626A (ja) | マイクロプロセッサ | |
JPS62281513A (ja) | 遅延回路 | |
JPS6361963A (ja) | 遅延時間測定回路 | |
JPS6240819A (ja) | しきい値電圧検出回路 | |
JPS5838012B2 (ja) | 多数決論理を有する発振回路 | |
JPH0198320A (ja) | カウンタ回路 | |
JPH0438039A (ja) | 信号断検出回路 |